Поиск
На сайте: 567989 статей, 285490 фото.

Verification by Error Modeling: Using Testing Techniques in Hardware Verification (книга)

Verification by Error Modeling: Using Testing Techniques in Hardware Verification
Автор: Katarzyna Radecka
Zeljko Zilic
Оригинал издан: ????

«Verification by Error Modeling: Using Testing Techniques in Hardware Verification»книга ???? года.

Содержание

Содержание

От издателя

«Verification presents the most time-consuming task in the integrated circuit design process. The increasing similarity between implementation verification and the ever-needed task of providing vectors for manufacturing fault testing is tempting many…»

Рецензии

См. также

Ссылки